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Introduction
The existence of an undetectable single stuck-at fault in a combinational circuit implies the presence of logic redundancy. If the fault line g stuck-at a is undetectable, the redundant logic can be identified by setting g = a and finding the implications of this assignment. All the lines that carry constant values, and all the logic that drives only such lines, are redundant and can be removed [1] . This provides a mechanism to resynthesize circuits in which all the single stuck-at faults are detectable and 100% fault coverage is achievable. Resynthesis may not be applied if redundancy was introduced to address other constraints. However, the ability to achieve 100% fault coverage, or understand why it is not achievable, is important since the requirement to achieve high test quality translates into a requirement to achieve complete fault coverage for target faults, regardless of the metrics used to measure test quality.
For fault models other than single stuck-at faults, the existence of an undetectable fault does not necessarily imply the presence of logic redundancy. For the purpose of this discussion we define redundancy as a suboptimality in the synthesis of the circuit, i.e., a redundant circuit can be further optimized by removing logic. We refer to a fault model where an undetectable fault implies the presence of logic redundancy (or suboptimality) as robust with respect to redundancy, or simply as robust . We refer to a fault model where an undetectable fault may exist even without logic redundancy as non-robust with respect to redundancy, or simply as non −robust . It should be noted that robustness is defined with respect to the fault model. A particular fault may be detectable or undetectable regardless of the type of fault model it belongs to.
In this work we investigate the possibility of defining robust fault models, which are similar to the existing non-robust fault models, in order to facilitate the discussion of test quality and allow logic synthesis to remove undetectable faults such that 100% fault coverage would be achievable. Similarity between fault models is obtained by preserving as many of the fault activation and propagation conditions of the non-robust fault model as possible in the robust one, while removing conditions that lead to non-robustness.
As an example we consider bridging fault models [1] - [5] . Robustness as defined here was not considered before for fault models other than stuck-at faults.
We expect a robust bridging fault model with a set of faults F robust to be used as follows. Suppose that a non-robust bridging fault model with a set of faults F is used in order to capture the behavior of bridging defects. Instead of performing test generation for the faults in F directly, test generation can start by targeting the faults in F robust . A complete test generation process will detect the detectable faults in F robust , and leave the undetectable faults undetected. The presence of undetectable faults in F robust implies that there is redundancy in the circuit. This information can be used to resynthesize the circuit if appropriate or for the discussion of test quality. The tests generated for F robust can then be simulated under the faults in F . Additional tests can be generated only for the faults in F that remain undetected.
Considering the robust bridging fault model defined in this work and the four-way bridging fault model [3] - [4] , we show later that F robust is a subset of F in the sense that targeting faults in F robust implies that four-way bridging faults are being targeted. In this case, there is no waste in test generation effort when considering the faults in F robust . Even when F robust is not a subset of F , we expect that, due to the similarity between the fault models, tests for faults in F robust will detect faults in F as well.
The paper is organized as follows. In Section 2 we demonstrate that the four-way bridging fault model from [3] - [4] is non-robust. For similar reasons, the AND-type and OR-type bridging fault models are also non-robust.
In Section 3 we define a robust bridging fault model with faults denoted by (g ,h ), where g and h are lines in the circuit. In the presence of the fault (g ,h ), the value of line h dominates the value of line g , i.e., the fault causes the value of g to be complemented whenever g ≠ h . The model is similar to the A -dominate and B -dominate models from [5] . Using the terminology from [5] , the fault (g ,h ) is an h -dominate fault. However, the model from [5] distinguishes between h -dominate and gdominate faults, and it defines two separate classes of faults (called A -dominate and B -dominate in [5] ). There is no such distinction in the robust bridging fault model. Here, both (g ,h ) and (h ,g ), for every pair of lines g and h , may be included in the fault set.
Bridging faults where the value of one line dominates the value of another (as in the models of [3] - [5] and in the robust model considered here) were defined to capture the dominance behavior exhibited by bridging defects. Using accurate fault simulation of zero resistance bridges the experiments conducted in [5] indicate that Adominate and B -dominate faults capture the dominance behavior exhibited by bridges. The robust bridging fault model combines the A -dominate and B -dominate faults and is expected to capture the dominance behavior of bridges in a similar way. It can be used as part of a test generation process for other bridging fault models as discussed above.
We show in Section 3 that under the robust bridging fault model, an undetectable bridging fault (g ,h ) implies that line g can be replaced with line h without changing the function of the circuit. Thus, line g and the logic driving only g are redundant (they can be removed from the circuit after h is used to replace g ). We also discuss in Section 3 the relationship between this type of redundancy and synthesis procedures such as the one from [6] . In Section 4 we present experimental results to demonstrate that a circuit without any undetectable stuckat faults may have undetectable robust bridging faults. Moreover, undetectable robust bridging faults may be associated with different lines than undetectable stuck-at faults even when both types of undetectable faults exist in a circuit.
In Section 5 we define dummy robust bridging faults analogous to the dummy four-way bridging faults defined in [7] . Dummy four-way bridging faults were defined to enhance fault collapsing.
Four-way bridging faults
The four-way bridging fault model was defined to aid in generating effective manufacturing tests for static defects in industrial designs [3] - [4] . We denote a fourway bridging fault by (g /a ,h =a ), where g and h are lines and a ∈ {0,1}. The fault is activated when g = a′ and h = a in the fault free circuit. It then results in g = a in the faulty circuit. To detect the four-way bridging fault (g /a ,h =a ) it is necessary to detect the fault g stuck-at a while setting h = a .
The combinational logic of ISCAS-89 benchmark circuit s 27 is shown in Figure 1 . All the single stuck-at faults in this circuit are detectable. We consider the fourway bridging fault (18/1,5=1). To detect the fault it is necessary to detect the fault line 18 stuck-at 1 while setting line 5 to the value 1. However, when line 5 is set to 1, line 21 is 0, and there is no path through which the fault effect from line 18 can reach an output. Thus, the fourway bridging fault (18/1,5=1) is undetectable.
The same type of undetectable four-way bridging fault appears in the circuit shown in Figure 2 . In this case, the four-way bridging fault (1/1,3=1) is undetectable since setting line 3 to the value 1 sets the output to 1 and blocks the propagation of fault effects from line 1. The circuit of Figure 2 is in its minimal form and does not have logic redundancy or suboptimality. We conclude that undetectable four-way bridging faults may exist in a circuit that has no logic redundancy. Therefore, the four-way bridging fault model is non-robust.
A robust bridging fault model
The examples of Section 2 show that a four-way bridging fault (g /a ,h =a ) may be undetectable in a circuit with no logic redundancy since setting h = a may block all the propagation paths from line g . To define a robust bridging fault model we remove the requirement for a specific value a included in a four-way bridging fault. We keep the other features of the fault, namely, that h dominates g such that the value of h is assigned to g when g ≠ h , causing a fault effect to appear on g . We define a bridging fault, denoted by (g ,h ), that causes the value of h to be assigned to g regardless of the specific values of g and h . The fault is activated by a test that sets g ≠ h in the fault free circuit. It then results in g = h in the faulty circuit. To detect the bridging fault (g ,h ) it is necessary to set g and h to different values, and detect the stuck-at fault on g that causes the value of g to be complemented.
It should be noted that the faults (g ,h ) and (h ,g ) are two distinct faults associated with the pair of lines g and h .
Consider a test t for the fault (g ,h ). The test assigns either g = 0 and h = 1, or g = 1 and h = 0 in the fault free circuit. In the first case it detects the fault g stuck-at 1, and in the second case it detects the fault g stuck-at 0. Thus, t detects one of the four-way bridging faults (g /1,h =1) or (g /0,h =0). Consequently, tests generated for robust bridging faults are guaranteed to detect fourway bridging faults, and can be used as part of a test generation process for four-way bridging faults without wasting test generation effort, as discussed earlier.
To show that the bridging fault model defined above is robust, we consider an undetectable bridging fault (g ,h ). The fact that (g ,h ) is undetectable implies that for every input vector where g ≠ h , setting g = h does not change the output vector of the circuit. For the remaining input vectors of the circuit, g = h . Therefore, line g can be eliminated and replaced with line h . When line g is eliminated, all the logic that drives only line g can be eliminated as well. Thus, the presence of an undetectable fault (g ,h ) implies that the circuit can be further optimized. According to our definition of redundancy, the circuit is redundant, and the fault model is robust.
The fault (g ,h ) may be undetectable for one of several reasons.
(1) Lines g and h implement the same function. Synthesis procedures cannot always identify and eliminate all the cases where two lines in the circuit implement the same function. This was noticed earlier in [8] . If g = h for every input vector of the circuit, then both the faults (g ,h ) and (h ,g ) will be undetectable. The circuit can be simplified by eliminating either g or h .
(2) The fault (g ,h ) may be undetectable even though g ≠ h if, for every input vector where g ≠ h , propagation of the value of g to an output is blocked. We found many such cases in benchmark circuits. An example based on a benchmark circuit is shown in Figure 3 . In this circuit, the fault (g ,h ) is undetectable. This can be seen from the truth table shown in Table 1 . In Table 1 , zˆis the faulty value of z in the presence of the fault (g ,h ). In the faulty circuit, g assumes the value of h and zˆ= h . c . From Table 1 , zˆ= z shows that the fault is undetectable. Table 1: Truth table for example The presence of logic redundancy in the circuit of Figure 3 can be seen as follows. Line g implements the function g = a +b . Line z implements the function z = g . c = (a +b )c . Line h implements the function h = a +b +c′ . If g is replaced by h , the function z becomes zˆ= h . c = (a +b +c′ )c = (a +b )c , which is equal to the original function. Therefore, line g can be replaced with line h , and the OR gate driving line g can be eliminated. The modified circuit is shown in Figure 4 . In the resulting circuit all the single stuck-at and all the robust bridging faults are detectable. 
Figure 4: Example circuit 2 after modification
The logic optimization procedure from [6] can utilize a case such as the one above to add a redundant connection (from h to z ), and remove logic that becomes redundant (g and the logic driving g ). When redundancy is related to robust bridging faults, there is no need to add a connection before removing the redundancy. Instead, it is possible to replace one line by another (g by h ) directly.
Experiment and results
In this section we describe the results of two experiments. The first experiment is aimed at identifying undetectable robust bridging faults in benchmark circuits, and investigating their relationship to undetectable stuckat faults. We define two sets of target faults.
(1) The set F sa includes all the single stuck-at faults. (2) The set F robust includes every robust bridging fault (g ,h ) that satisfies the following conditions. (a) g and h are not fanout branches (this restriction is imposed in bridging fault models to ensure that fanout stem values are well-defined [1] ). (b) There is no directed path in the circuit from g to h or from h to g . This excludes feedback bridging faults from F robust . F robust may include detectable and undetectable faults.
We first consider benchmark circuits for which we can enumerate all the input vectors. We denote by U the set of all the input vectors. Consideration of U allows us to obtain complete sets of detectable and undetectable faults. We accommodate larger circuits by defining U based on input cones of the circuit as described later.
We simulate F sa and F robust under U with fault dropping. Initially we set N sa = F sa and N robust = F robust . We simulate N sa and N robust under every input vector u ∈ U , and we remove every detected fault from the corresponding set. At the end of this simulation process we obtain the following information.
(1) The set of undetectable stuck-at faults is the set of faults left in N sa after fault simulation of U . (2) The set of undetectable robust bridging faults is the set of faults left in N robust after fault simulation of U .
We consider the following circuits. For circuits with more than 20 inputs, we consider only outputs whose input cones consist of 18 inputs or less. For every such output, we include in U an exhaustive test set for the cone. The inputs outside of the cone are assigned unspecified values. Considering stuck-at faults, U is guaranteed to detect every stuck-at fault g stuck-at a such that g is included in the input cone of an output z with 18 inputs or less, if the fault can be detected on z . We only consider the stuck-at faults within cones of outputs with 18 inputs or less. Considering bridging faults, U is guaranteed to detect every bridging fault (g ,h ) such that g and h are included in the input cone of an output z with 18 inputs or less, if the fault can be detected on z . We include in F robust only faults that are contained within the input cone of an output with 18 inputs or less. Although this experiment does not provide full information about faults in larger circuits, it allows us to consider large numbers of faults in such circuits. In practice we expect that undetectable robust bridging faults will be identified through a deterministic test generation process. 7  101  202  2  1202  2  cse  11  11  371  742  2  23202  133  dk14  6  8  217  434  1  7586  101  dk15  5  7  146  292  0  2496  29  dk16  7  8  553 1106  3  57600  452  dk17  5  6  124  248  0  1926  33  dk27  4  5  61  122  0  444  3  dk512  5  7  115  230  0  1608  18  donfile  7  5  283  566  0  13320  54  dvram  14  21  443  886  0  40514  160  ex2  7  7  310  620  0  15530  79  ex3  6  6  150  300  0  3614  16  ex4  9  13  167  334  0  4088  29  ex5  5  6  140  280  0  1880  9  ex6  8  11  226  452  0  8386  87  ex7  6  6  148  296  1  2104  14  fetch  14  20  351  702  3  23970  147  firstex  6  5  69  138  0  794  22  keyb  12  7  490  980  0  44928  181  lion  4  3  34  68  0  98  3  lion9  5  5  55  110  0  372  2  log  14  28  303  606  1  15728  97  mark1  8  18  189  378  1  5392  35  mc  5  7  65  130  0  648  7  modulo12  5  4  61  122  0  624  0  nucpwr  18  32  464  928  0  43686  229  opus  9  10  182  364  0  5330  53  rie  14  31  582 1164  5  70434  499  s1a  13  5  664 1328  1  87360  351  s8  6  3  60  120  0  492  1  shiftreg  4  4  26  52  0  132  0  tav  6  6  57  114  0  552  4  train11  6  5  91  182  0  688  1  train4  4  3  34  68  0  112  4   s27  7  4  26  52  0  132  0  s208  19  10  208  416  0  10842  29  s298  17  20  298  596  0  16696  61  s386  13  13  386  772  0  24948  148  s1488  14  25 1488 2976  0 419876  1364   b01  8  7  117  234  0  1870  10  b02  6  5  58  116  0  512  4  b06  12  15  166  332  0  3904  12 Results for circuits with up to 20 inputs are shown in Table 2 . Results for circuits with more than 20 inputs are shown in Table 3 . After the circuit name we show the number of inputs, the number of outputs, and the number of lines in the circuit. For circuits with more than 20 inputs we show under column U the number of tests in U . Under column Fsa we show the number of single stuck-at faults (the size of F sa ). Under column Nsa we show the number of undetectable single stuck-at faults (the size of N sa at the end of the fault simulation process). Under column Frob we show the number of robust bridging faults (the size of F robust ). Under column Nrob we show the number of undetectable robust bridging faults (the size of N robust at the end of the fault simulation process).
From Tables 2 and 3 it can be seen that a circuit where all the stuck-at faults are detectable may have undetectable robust bridging faults. It is interesting to note that in all the circuits except one where all the robust bridging faults are detectable, all the stuck-at faults are detectable as well. The exception is s 1423 that has three undetectable stuck-at faults and no undetectable robust bridging faults.
In Table 4 we show the set of undetectable stuck-at faults N sa and the set of undetectable four-way bridging faults N robust for several circuits where both sets are nonempty. The stuck-at fault g stuck-at a is denoted by g /a . It can be seen that the two sets are disjoint, i.e., lines with undetectable stuck-at faults are not involved in undetectable robust bridging faults, and vice versa. We found a similar situation in other benchmark circuits we considered. This indicates that the two types of undetectable faults do not necessarily involve the same lines.
In the second experiment, we simulated four-way bridging faults under test sets computed for robust bridging faults. Test sets for robust bridging faults were found during the simulation process of the first experiment. Every test that detected a yet-undetected robust bridging fault was stored in the test set. The fault efficiency obtained for four-way bridging faults is shown in Table 5 (the fault efficiency is the percentage of detected four-way bridging faults out of the detectable four-way bridging faults).
It can be seen that tests for robust bridging faults detect high percentages of the detectable four-way bridging faults.
Dummy robust bridging faults
Dummy four-way bridging faults were defined earlier to enhance fault collapsing for four-way bridging faults. A dummy four-way bridging fault is denoted by (g /a′ ,h =a ). The fault is activated when g = a and h = a in the fault free circuit. It then results in g = a′ in the faulty circuit. To detect the dummy four-way bridging fault (g /a′ ,h =a ) it is necessary to detect the fault g stuck-at a′ while setting h = a . The fault is referred to as dummy since the activation condition g = a and h = a does not have a physical meaning. It was shown that a test for a dummy fault may detect a large number of dominating real (non-dummy) faults. Including the dummy fault in a collapsed set of faults thus allows a large number of real faults to be excluded from the set.
In an analogous manner we define a dummy robust bridging fault as follows. The fault denoted by (g ,h′ ) causes the complemented value of h (h′ ) to be assigned to g regardless of the specific values of g and h . The fault is activated when g = h in the fault free circuit. It then results in g = h′ in the faulty circuit. To detect the dummy bridging fault (g ,h′ ) it is necessary to set g and h to the same value, and detect the stuck-at fault on g that complements its value.
To show that the bridging fault model remains robust when dummy bridging faults are introduced, consider an undetectable dummy bridging fault (g ,h′ ). The fact that (g ,h′ ) is undetectable implies that for every input vector where g = h , setting g = h′ does not change the output vector of the circuit. Therefore, line g can be eliminated and replaced with the complement of h , h′ . This requires the addition of an inverter. However, when line g is eliminated, all the logic that drives only line g can be eliminated as well. Thus, the presence of an undetectable fault (g ,h′ ) implies that the circuit can be further optimized, or that it contains redundant logic.
Concluding remarks
We defined a robust fault model as a fault model where the existence of an undetectable fault implies the existence of logic redundancy, or a suboptimality in the synthesis of the circuit.
We showed that the four-way bridging fault model is not robust. We defined a robust bridging fault model where a fault is defined only by a pair of lines. The fault is activated on the first line of the pair when the lines carry opposite values.
We presented experimental results to demonstrate that a circuit without any undetectable stuck-at faults may have undetectable robust bridging faults. Moreover, undetectable robust bridging faults may not be related to undetectable stuck-at faults even when both types of undetectable faults exist in a circuit.
We also defined dummy robust bridging faults analogous to dummy four-way bridging faults.
We discussed the use of a robust fault model as part of a test generation process for a non-robust fault model, which may be needed to model defect behavior more accurately. We showed that a test set for robust bridging faults detects a high percentage of the four-way bridging faults.
